Seat No.:	Enrolment No
-----------	--------------

GUJARAT TECHNOLOGICAL UNIVERSITY

ME - SEMESTER - I (New) EXAMINATION - WINTER 2018 Subject Code: 2710507 Date: 12-Dec-2018 **Subject Name: ASIC Design** Time: 10:30 AM To 01:00 PM **Total Marks: 70** Instructions: 1. Attempt all questions. 2. Make suitable assumptions wherever necessary. 3. Figures to the right indicate full marks. 0.1 (a) List the major capabilities of VHDL along with the features that differentiate it from 07 other hardware description languages. Explain various operators in detail for VHDL. 07 **Q.2** Explain basic data types in VHDL. **07** (a) Write a VHDL code for Full Adder using dataflow. **(b) 07** Write a VHDL code for 4 bit binary parallel adder using generate statement. Use Full Adder as component. OR **(b)** Write the VHDL code for JK Flip-flop. Consider preset and clear as direct inputs. 07 Write VHDL listing for 3X8 Decoder with enable signal facility. Q.3 07 (a) **(b)** Explain Process Statement. Explain importance of Sensitivity List in process 07 statement with example. OR Q.3 Write a VHDL code for 4x1 MUX using **07** (a) (1) IF... Else statement (2) Case statement. **(b)** What is VHDL Test Bench? Explain with simple example 07 Explain following terms with reference to VHDL **Q.4** 07 (1) Exit Statement (2) Wait Statement (3) Generic **(b)** Define Mealy State Machine and Moore State Machine. Compare them 07 0.4 (a) Draw and Explain FPGA Architecture 07 Explain configuration and package declaration statements using necessary examples. **(b)** 07 Explain ASIC design flow in flow with necessary block diagram 0.5 07 (a) Write VHDL code for 1011 sequence detector using FSM. 07 **(b)** OR What do you understand by Delta - Delay? Also explain Inertial Delay Model and **Q.5** (a) **07** Transport Delay Model. Explain ROM, PAL, PLA, and PLD. 07 **(b)**
